Home / Constraint Management for PCB Design

Constraint Management for PCB Design

Integrated constraint management for correct-by-construction design

Constraint Management reduces design costs and time-to-market

PADS Professional Constraint Management puts constraints at the center of the design flow with a constraint management environment that is designed to support a correct-by-design methodology.

The tool is part of Siemens‘ Digital Thread for Design and Manufacturing. It simplifies and speeds up the initial constraint-entry process with a spreadsheet-based interface and convenient tools for reviewing constraints and performing constraint violation analysis.

All PCB design constraints are equally accessible from the schematic, layout, and routing environments. Two copies of your constraint definitions (one for the schematic and another for layout) are kept and automatically synchronized so that constraints entered or edited on the front end are available at the back end and vice versa.

White Paper

Why PCB Design Constraints Should Drive Your Design Flow

This white paper will show you how a constraint-based PCB design can optimize the PCB design process, and improve time-to-market. See how with a correct-by-design methodology you can avoid integrity problems early in the design cycle, thus avoiding production delays and additional costs caused by required rework. Learn how to make constraint management easy, intuitive, and time effective with a spreadsheet based interface, available both from the schematic design and layout environments.

Download

What are examples of a Design Constraint?

There are a number of design-constraint types. Common design constraints include Length constraints, Routing constraints, Topology constraints, Clearance constraints, and Differential pair constraints.

In this picture, you can see an example of Differential pair constraints. This type of constraint includes trace width, differential spacing, and maximum separation distance. The maximum separation distance, which specifies how long traces can run parallel while violating the differential spacing value, is layer-independent.