Menu

Home / Questa CDC

Questa CDC

The industry’s most comprehensive and easy-to-use clock-domain crossing verification solution

Questa CDC by Siemens identifies errors using structural analysis to recognize clock domains, synchronizers, and low power structures via the Unified Power Format (UPF).

Questa CDC Verification generates assertions for protocol verification along with metastability models for reconvergence verification.

Why choose Questa CDC?

cadlog-icon-04
High Performance Analysis

Using only your RTL (and UPF power intent file), Questa CDC solutions automatically generate and analyze assertions to rapidly identify chip-killing clock-domain crossing (CDC) issues.

cadlog-icon-02
Automated Assertion Generation & Analysis

Using only your RTL and UPF power intent file, Questa CDC solutions automatically generate and analyze assertions to rapidly identify chip-killing clock-domain crossing (CDC) issues.

cadlog-icon-03
Industry-Leading Scalability and QoR

When analyzing billion-gate designs, minimizing “noise” is critical. Questa CDC comprehensive, hierarchical, formal-based analysis searches through DUT elements for high throughput and noise minimization, simultaneously providing industry-leading scalability and high quality of results while enabling CDC IP reuse.

cadlog-icon-01
Ease of Set-Up and Use

Questa CDC supports the Synthesis Design Constraints (SDC) format for clock- and port- domain settings, and it includes a TCL scripting environment with powerful control and reporting capabilities. Questa CDC automatically identifies your clocks and clock distribution strategy, minimizing set-up time.

When Good Clocks Go Bad

Designers increasingly use advanced multi-clocking architectures to meet the high-performance and low-power requirements of their chips. An RTL or gate-level simulation of a design that has multiple clock domains does not accurately capture the timing related to the transfer of data between clock domains. As a consequence, the simulation does not accurately predict silicon behavior, and critical bugs may escape the verification process.

Using only your RTL (and UPF power intent file), Questa CDC solutions automatically generate and analyze assertions to rapidly identify chip-killing clock domain crossing (CDC) issues. Results can also be transmitted to the master verification progress database via UCDB. No knowledge of formal or property specification languages is required.

The Solution: Questa CDC Verification

Questa CDC Solutions identify errors that have to do with clock domain crossings – signals (or groups of signals) that are generated in one clock domain and consumed in another. It does so with structural analysis and recognition of clock domains, synchronizers, and low power structures (via UPF); and with generation of metastability models for reconvergence verification. The technology checks all potential failure modes and presents to the user familiar schematic and waveform displays. Additionally, in concert with simulation, this technology can be used to inject metastability into the functional simulation to verify the DUT correctly processes asynchronous
clocks.

Find out more about Questa CDC Verification

Download the brochure to learn more about FPGA Requirements Tracking with Reqtracer

Products for FPGA Design and Verification

depuración RTL con Questa AutoCheck

Questa AutoCheck

Questa AutoCheck is a fully automatic formal bug hunting app. It helps you find bugs due to common RTL coding errors early in your design.

Discover
Questa CDC Verification

Questa CDC

Questa CDC by Siemens identifies errors using structural analysis to recognize clock domains, synchronizers, and low power structures.

Discover
HDL Designer

HDL Designer

HDL Designer offers a comprehensive HDL Design Environment that ensures a structured FPGA/ASIC Design Flow.

Discover
Questa Advanced Simulator

Questa Advanced Simulator

The Questa Advanced Simulator is a simulator and debug engine that reduces the risk of validating your complex FPGA and SoC designs.

Discover
Questa Verification IP (QVIP)

Questa Verification IP

Questa Verification IP frees engineers from spending time developing BFMs, verification components, or VIP, to focus on key aspects of designs.

Discover
FPGA Design Verification

FPGA Design Verification with Questa Prime

The Questa verification solution is an assemblage of technologies, methodologies, and libraries for modern ASIC and FPGA Design Verification.

Discover

Would you like to know more?

Download this file to discover all the news of the VX 2.2 version of Xpedition

Find out more about lorem ipsium

Sorry, we couldn't find any posts. Please try a different search.

Do you want to receive more information about Questa CDC?

Contact us and we will answer your doubts and curiosities as soon as possible.

Scroll to Top